



SEMICONDUCTOR PRODUCT PROFILE

The high reliability and performance standards along with technology and design capabilities are key ingredients towards a leadership position in any area of the semiconductor industry. It has taken well over a year for Mitel Semiconductor to shed its position as just another good supplier of CMOS integrated circuits by developing a multiplicity of technologies and proprietary designed LSI circuits.

Our capabilities cover a broad spectrum of technologies:

CMOS	.Metal Gate & Silicon Gate
PMOS & NMOS	Metal-Gate & Silicon-Gate
ISO-CMOS	Silicon-Gate
ISO-CCD	Double-Poly

Mitel's proprietary products are grouped into their major functions or applications. These include:

TELECOMMUNICATION CIRCUITS	CMOS/ISO CM	OS
TRANSVERSAL FILTERS	ISO-C	CD
MEMORIES - CMOS STATIC RAM's/MICROPROCESSORS.	ISO CM	OS
ALPHA NUMERIC DISPLAY DRIVERS/DECODERS	CM	OS
ANALOG SWITCHES/GATES	CM	OS
DETECTORS/TIMERS/ALARMS	CM	OS

All products manufactured by Mitel undergo quality inspections and testing in accordance with MIL M 38510 and MIL-STD-883, Method 5005.1. Reliability screening is in accordance to MIL-STD-883, Method 5004.1, unless specified otherwise in your purchase order.

PRODUCT ASSURANCE

Mitel product undergo the following standard processing, tests and screens:

- WAFER PROBE TEST Every die (chip) on the wafer is 100% tested for: Electrical functionality operation. Parametric, AC & DC operation. Parametric leakage (IDD).
- ASSEMBLY The assembly of Mitel product is processed to the exacting quality inspection and monitoring standards as specified under MIL-STD-883.
- QUALITY CONTROL Visual inspection; all product undergo 100% visual inspection per MIL-STD-883, Method 2010.2, Condition B.
- STABILIZATION BAKE Method 1008, C; 150°C, 24 Hours. This heat stresses the device to accelerate degradation failure candidates due to oxide or other process contaminents, and helps to eliminate marginal bonds and electrical connections.
- TEMP. CYCLE

 Method 1010C; -65°C to 150°C, 10 cycles for ceramic packages and 5 cycles for plastic packages. Exposing the product to a 215°C temperature change stresses the chip, wire bonds and package. The extreme temperature variation repeated many times places all parts of the product into a continuous stress mode, and helps accelerate catastrophic failure candidates.
- QUALITY ASSURANCE— All product, prior to shipment, undergo the following QA Acceptance tests: Functional: 25°C, AQL; 0.28% Plastic 25°C, AQL; 0.2% Ceramic / DC: 25°C, AQL 0.65% / DC: Temp's AQL 2.2% / AC: 25°C, AQL 1.0%.

In addition to the above standard processes, the following optional screens offer added levels of assurance and reliability to the product:

- FINE LEAK Method 1014, B (Tracer-Flo) checks the hermeticity of the ceramic package between 1 x 10-5 and 1 x 10-8 atmcc/sec. leak rates.
- GROSS LEAK Method 1014, C checks the package hermeticity up to 1 x 10-5 atmcc/sec.
- BURN-IN Method 1015, 125°C for 168 Hours or 150°C for 48 Hours (accelerated).

Continual quality and reliability evaluations are conducted on Mitel products, both in-house and by independent test laboratories. All products undergo periodic quality conformance inspection and testing in accordance with MIL-STD-883, Method 5005.1. Plastic packaged devices undergo added temperature cycling and temperature-humidity (85/85) tests designed to assure the package and product integrity.



MT8804B

CMOS/LSI 8 x 4 ANALOG SWITCH ARRAY

DESCRIPTION

The 8804B is a CMOS/LSI 8 x 4 Analog Switch Array incorporating control memory (32-bits), decoder and digital logic-level convertors. This circuit has digitally controlled analog switches having very low "ON" impedance and very low "OFF" leakage current. Switches will operate with analog signals at frequencies to 40 MHz and up to 18V p-p. A "HIGH" on the Master Reset input switches all channels "OFF" and clears the memory. This device is ideal for crosspoint switching applications. See page 2 for Part Numbers.


- CMOS POWER CONSUMPTION (1µW typ.)
- WIDE RANGE OF DIGITAL AND ANALOG SIGNAL LEVELS: To 18V. ± 9V peak
- LOW "ON" RESISTANCE: 50Ω (TYP.)
- MATCHED SWITCH CHARACTERISTICS: 5Ω (TYP.) BETWEEN
- HIGH "ON/OFF" OUTPUT VOLTAGE RATIO: 65 dB (TYP.) at fis = 10KHz, RL = $10K\Omega$
- HIGH DEGREE OF LINEARITY: <0.5% DISTORTION AT fis = 1KHz, Vis = 5Vp-p, VDD VSS \geq 10V, RL = 10K Ω
- LOW CROSSTALK BETWEEN SWITCHES: -50dB at fis = 0.9 MHz, $RL = 1K\Omega$
- TRANSMITS FREQUENCIES UP TO 40 MHz
- ASYNCHRONOUS MEMORY OPERATION:
- ADDRESS DECODING ON CHIP
- MASTER RESET OF CONTROL MEMORY
- STD. 24-PIN PACKAGES


PIN NAMES

A₀, A₁, A₂ AE MR Do, D1, D2, D3 Jo, J1, J2, J3 Lo, L1, L2, L3, L4, L5, L6, L7 Line (Analog Swx) Outputs

Address (Active HIGH) Inputs Address Enable (Active HIGH) Input Memory Reset (Active HIGH) Input Data (Active HIGH) Inputs Junctor (Analog Swx) Inputs

CONNECTION DIAGRAM (TOP VIEW)





MITEL SEMICONDUCTOR, P.O. Box 10, Tahoma Calif. 95733, (916) 525-5154

FUNCTIONAL DESCRIPTION

The 8804B is a CMOS/LSI 8 x 4 Analog Switch Array designed so that the analog switches can be connected such that the four input junctors may be connected to any combination of the eight output lines depending on what code is stored in the 32-bit memory.

The memory is organized in eight 4-bit words. The logic level signals applied to the four data inputs are transferred to the selected memory locations by the code on the three address inputs whenever a logic HIGH is applied to the address enable input (AE). A logic HIGH set in memory location will cause the corresponding analog switch location to be "ON". A HIGH on the memory reset input (MR) will cause all locations to be in a LOW state and all analog switches to be "OFF".

ABSOLUTE MAXIMUM RATINGS

Voltage at any pin Vss -0.3V to 18.5V Storage temperature -65° C to 150° C Operating temperature -40° C to 85° C and -55° C to 125° C

VDD - VFF = 18.5V, VDD - VSS = 18.5V

GUARANTEED OPERATING RANGES

	VDD			VEE*			TEMPERATURE	PACKAGE	
PART NUMBER	MIN. TYP. MA		MAX.	MIN.	TYP. MAX.		TEMPERATURE	FACKAGE	
MT8804BE	3V	10V	18V	OV	-5V	-15V	−40°C to 85°C	24 Pin Epoxy DIP	
MT8804BC	3V	10V	18V	OV	-5V	-15V	-40°C to 85°C	24 Pin Ceramic DIP	
MT8804BF	3V	10V	18V	0V	-5V	-15V	-55°C to 125°C	24 Pin Ceramic DIP	
MT8804BI	3V	10V	18V	OV	-5V	-15V	−55°C to 125°C	24 Pad Tested Chip	
MT8804BH	3V	10V	18V	0V	-5V	-15V	–40°C to 85°C	24 Pad Tested Chip	

^{*} All digital combinations on address and data inputs; all analog inputs: VEE

VI

VDD

LOGIC TABLES

TABLE NO. 1 - ANALOG SWX. SELECTED

				JEE IVO			_		-	_			
			IN	IPUTS		OUTPUTS							
	DD			MEM.	JUNCTOR(S)	LINE SELECTED							
A ₀	A ₁	A ₂	AE	RESET	SELECTED	Lo	L ₁	L ₂	L ₃	L ₄	L ₅	L ₆	L7
X	X	X	L	L	STABLE				STA	BLE			
X	X	X	X	Н	NONE				NONE				
L	L	L	Н	L	SEE	+							
Н	L	L	Н	L	TABLE		+						
L	Н	L	Н	L	NO. 2			+					
Н	Н	L	Н	L					+				
L	L	Н	Н	L						+			
Н	L	Н	Н	L							+		
L	Н	Н	Н	L								+	
Н	Н	Н	Н	L			1						+
										1			

TABLE NO. 2 - JUNCTOR(S) SELECTED

					DA	ATA	IN	PU.	ТС	OD	E					
-	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
D ₀	L	Н	٦	Н	L	Н	L	Н	L	Н	L	Н	L	Н	L	Н
D ₁	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н	L	L	Н	Н
D ₂	L	L	L	L	Н	Н	Н	Н	L	L	L	L	Н	Н	Н	Н
D ₃	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н
Jo	N	+		+		+		+		+		+		+		+
J ₁	0		+	+			+	+			+	+			+	+
J ₂	N				+	+	+	+					+	+	+	+
J3	E								+	+	+	+	+	+	+	+
	1		1	-												

WHERE:

X = Don't care condition

+ = Selected switch(es)

L = LOW logic state


H = HIGH logic state

Quiescent Device Current I _L V _{DD} V _{SS} V _{EE} Quiescent Device Dissipation Per Package P _D +10V 0V -5V NOTE 1: All digital combinations on address inputs; all analog inputs VEE € V _I € V _{DD} VEE € V _I € V _{DD} TEST CONDITIONS TYPICAL NOTE 1: All digital combinations on address inputs; all analog inputs VEE € V _I € V _{DD} VEE € V _I € V _{DD} VEE € V _I € V _{DD} TYPICAL SIGNAL INPUTS (Vis) AND OUTPUTS (Vos) POD VEE V _I ←	UNIT
20uiescent Device Dissipation PD	
Continue	Atl
+5V	
VEE	ĮΊΜ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	UNIT
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ω
Sine Wave Response	20
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	nA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	МН
	MH
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MH
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	pF
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Turn "ON" Propagation Delay: $ \begin{array}{c ccccc} CL = 50pF \\ RL = 10k\Omega \end{array} $ Data Input-to-signal output $ \begin{array}{c cccc} tp_L + V_D & 5V & 5V & 0V \\ ts & 20D & 5V & 5V & 5V \end{array} $	pF
TPHL VSS = 0V -5V	ns
Address Enable to-Signal Output	
$t_{f}, t_{f} = 20 \text{ns} \qquad 5 \text{V} \qquad 5 \text{V} \qquad 0 \text{V} \qquad 600$ Memory Reset Recovery Time • - VDD = 10V 200	ns

Time after reset is removed during which channel information is invalid / * Square wave / * Symmetrical about 0 volts.
 Channel Overlap = Turn-on propagation delay, where channel overlap is delined as the duration after control signal change during which two channels may be on together.

APPLICATIONS


16-INPUT ANALOG MIXER/MULTIPLEXER CIRCUIT



256 switching combinations can be realized using eight MT8804B CMOS/LSI 8 x 4 Analog Switch Arrays. Each of the 16 inputs can be connected to any of the 16 outputs simultaneously. The address input will select the output line, while the data input will select the junctor input or combination of inputs to be switched onto the selected output line.

MULTIPLE-DETECTOR/ALARM SYSTEM WITH REMOTE AUTOMATIC SUPERVISORY DISPLAY AND CONTROL PANEL.

The address control counter (MD4520B) causes the eight detector (MD4301A's) locations to be scanned once every 267 μ S. If any detector is activated in any way, the counter will immediately stop at that location. The situation can be quickly analysed using the supervisory panel as follows:



	PANEL INDICATION*		INDICATED CONDITION Normal — Standby			
HORN	ALARM LIGHT	LED'S				
lo Sound	OFF	Pulsing				
ON	ON	ON	Continuously Activated Detector (s).			
Pulsed	Pulsed	Pulsing	Momentarily Activated Detector (s).			
Pulsing	OFF	Pulsing	Low Battery Voltage at Location (s).			

^{*}S₁ = Auto; S₂ = OFF; S₃ = RUN; S₄ = Don't Care

Information furnished by Mitel Semiconductor is believed to be accurate and reliable. However, no responsibility is assumed by Mitel Semiconductor for its use; nor for any infrigements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Mitel Semiconductor.



Mitel Incorporated, National Headquarters: 1745 Jefferson Davis Highway, Suite 603, Arlington, Virginia, USA 22202 Telephone: (703) 243-1600, TWX 710 955 0026

MITEL SEMICONDUCTOR PRICE GUIDE

PART NUMBER	DESCRIPTION	1-24	24-99	100	1000	10,000
мн88200	DTMF RECEIVER	98.00	98.00	90.00	79.00	75.00
MT8820AN MT8820AJ	DTMF DECODER	37.50 41.25	31.25 34.40	25.00 27.50	17.60 19.40	15.00 16.50
MT8804BN MT8804BJ	8 X 4 M U X	10.75 12.90	8.95 10.75	7.15 8.60	6.30 7.80	5.50 7.00
ML8204AE ML8204AE-1	TONE RINGER	2.40 2.25	2.00 1.89	1.60 1.50	1.36 1.35	1.25 1.15
MD4301/03AC MD4302/04AE MD4302/04AE-1	TIMER	3.15 2.25 2.25	2.65 1.89 1.89	2.10 1.50 1.50	1.80 1.30 1.35	1.50 1.10 1.15
MD4330/31BS MD4330/31BM MD4332BS	LCD DRIVER	4.20 8.25 4.35	3.50 6.90 3.65	2.80 5.50 2.90	2.55 5.00 2.65	2.30 4.50 2.40
MD4311/4511BE MD4368BE MD4368BC	DISPLAY DRIVER	2.10 2.20 2.95	1.75 1.82 2.45	1.40 1.45 1.95	.80 .85 1.15	.70 .75
SIL1902AE SIL1902AC	lk RAM	15.00 16.20	12.50 13.50	10.00	7.80 8.40	5.50 5.90
MD4508BN MD4514/15BN MD4528BE	DECODER LATCH	3.70 3.70 1.50	3.07 3.07 1.25	2.45 2.45 1.00		1.15 1.15 .58
MD4046BE MD4046BC	PHASE LOCK LP	2.10 2.80	1.75 2.35	1.40		.70

The package, temperature range and supply voltage range for each follows:

		PREFIX		SUFFIX	E.G.	PREFIX	DEVICE	SUFFIX
MA/ML	_	Linear	A	Non-standard		MT	8804	BJ/B
MD	-	Digital		Parameters	3V-1	8V opera	ation	
MT	_	Telecom	B	Generally, Std.		age, Ter		
MH	_	Hybrid		JEDEC-B Spec.		Process		
SIL	-	Siltek		Parameters (3-18V)				1, 125°C/168 Hr
					or	150°C/	48 Hrs.	Burn-in.
PACKA	G	F STYLE.	TEMPE	ERATURE RANGE				

C-Ceramic DIP, 8-18 pins, -40°C to 85°C M-Ceramic DIP, 40 pins, -40°C to 85°C E-Plastic DIP, 8-18 pins, -40°C to 85°C N-Plastic DIP, 24 pins, -40°C to 85°C J-Ceramic DIP, 24 pins, -40°C to 85°C S-Plastic DIP, 40 pins, -40°C to 85°C



DETECTORS - TIMERS - ALARMS:

DETECTOR	S - IIMERS - ALARMS:
Without pro	Detector/Timer tected MOSFET Input — MD4301A ted MOSFET Input — MD4301B
DISPLAY D	RIVERS – DECODERS:
CMOS/LSI	7-Segment Hexadecimal MD4368A Decoder/Driver/Latch MD4368B 7-Segment Hexadecimal MD4311A Decoder/Driver/Latch MD4311B 7-Segment BCD Decoder/ MD4511A Driver/Latch MD4511B 30-Bit LCD Driver/Register MD4330B 7-Segment LCD Decoder/Driver MD4055B 7-Segment LCD Decoder/Driver Latch MD4056B
SHIFT REG	SISTERS – COUNTERS:
CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI	4-Bit Parallel In/OutSIL4035BDual 4-Bit Serial In/Parallel OutSIL4015B8-Bit Sync. Parallel In/Serial OutSIL4014B8-Bit Assync. Parallel In/Serial OutSIL4021B12-Stage Binary CounterSIL4040B14-Stage Binary Counter with OscSIL4020B14-Stage Binary Counter (sync.)SIL4518BDual BCD Counter (sync.)SIL4518BDual Binary Counter (sync.)SIL4520BDecode Counter/DividerSIL4017BDivide-by-8 Counter/DividerSIL4022BPresettable Divide-by-N CounterSIL4018BPresettable BCD/Binary — UP/DN CounterSIL4029BPresettable Binary UP/DN CounterSIL4510BPresettable Binary UP/DN CounterSIL4510B
ANALOG S	SWITCHES - MULTIPLEXERS:
CMOS/LSI CMOS/MSI CMOS/MSI CMOS/MSI CMOS/MSI	8 x 4 Analog Switch Array With MemoryMT8804A8 x 4 Analog Switch Array With MemoryMT8804BQuad Bilateral Analog Switch —SIL4016BQuad Bilateral Analog Switch —SIL4066B8-Channel Analog Multiplexer —SIL4051B4-Channel Differential Analog MultiplexerSIL4052BTriple 2-Channel Analog Multiplexer —SIL4053B8-Channel Data Selector —SIL4512B
DECODER	S - LATCHES:
CMOS/ LSI CMOS/ LSI CMOS/ LSI CMOS/MSI CMOS/MSI CMOS/MSI	Dual 4-Bit Latch MD4508B 4-Bit Latch/4 to 16 Decoder MD4514B 4-Bit Latch/4 to 16 Decoder MD4515B Quad Clocked "D" Latch — SIL4042B Quad NOR R/S Latch — SIL4043B Quad NAND R/S Latch — SIL4044B Quad 3-State "D" Latch — SIL4076B




ISO-CMOS TECHNOLOGY

MOS has grown into its present market size by virtue of its economic advantages over other forms (technologies) for circuit design. This cost advantage can ultimately be traced back to the silicon area used to implement a circuit. Since MOS devices are mostly surface devices, the smallest size can be related directly to the number of transistors, the size of each transistor, and the area required to isolate transistors from each other. Silicon-Gate MOS because of its self-aligning gate-source-drain processing characteristic, has become a standard for the MOS/LSI world. Silicon-Gate also provides an additional layer of interconnect using the poly-silicon gate material.

CMOS (complementary MOS) processing found a home in the MOS market by virtue of two unique features not available in single channel (PMOS & NMOS) processing. One being its ability to operate at very low supply voltages (under 3 volts), since the logic levels on chip are the full supply rails. Secondly, CMOS logic dissipates no power in the quiescent state and the only power used is when switching from one state to another. CMOS processing has not made many inroads into the MOS/LSI marketplace to-date mainly because of the silicon area required to isolate one transistor from another was prohibitively large.

Mitel Semiconductor has combined mature processing steps used throughout the industry to make CMOS circuits at the same (or smaller) density as single channel MOS processing. The process topology is shown in Figure 1, and is named "ISO-CMOS". This process offers all the advantages of CMOS at an area per function of PMOS or NMOS processing and is completely self-aligning throughout the process. With the reduction of area another advantage of the process becomes apparent. Switching speed in this process approaches that of TTSL Bipolar processes.

TOPOLOGY - ISO-CMOS







FIGURE 1.



MITEL SEMICONDUCTOR, 18 Airport Blvd., Bromont, Quebec, Canada J0E 1L0, (514)534-2321 Telex: 05-267474
MITEL SEMICONDUCTOR, P.O. Box 13089, Kanata, Ontario, Canada K2K 1X3, (613)592-2122 Telex: 05-34596
MITEL SEMICONDUCTOR, 1745 Jefferson Davis Hwy., Suite 611, Arlington, Va 22202, (703)243-1600 Twx: 710-955-0026
MITEL SEMICONDUCTOR, St. Lawrence Industrial Park, P.O. Box 207, Ogdensburg, N.Y. 13669, (315)393-1212, Twx: 910-259-4071
MITEL SEMICONDUCTOR, 7995 East Hempton Ave., Denver, Co. 80231, (303)750-8177, Twx: 910-320-2273
MITEL SEMICONDUCTOR, 1 So. Main street, Janesville, Wisc. 53545, (608)752-3537
MITEL SEMICONDUCTOR, 2831 Camino Del Rio South, Suite 310, San Diego, Ca. 92108, (714)299-4888
MITEL SEMICONDUCTOR, P.O. Box 10, Tahoma, Ca. 95733, (916)525-5154
MITEL SEMICONDUCTOR, P.O. Box 38, Katano, 00632, Puerto Rico
MITEL SEMICONDUCTOR, 1A Albert street, Slough, England, 0753-28154, Telex: 51-847730
MITEL SEMICONDUCTOR, Block 4A/D, Shannon Industrial Estate, Shannon, Ireland, 061-61433, Telex: 500-32208
MITEL SEMICONDUCTOR, Park-In Commercial Centre, Suite 1423, 56 Dundas street, Mongkok, Kowloon, Hong Kong, Telex: 802-84931